Abstract-In this paper, discontinuous interconnect lines are modeled as a cascaded line composed of many uniform interconnect lines. The system functions of respective uniform interconnect lines are determined, followed by its time domain response. Since the time domain response expression is a transcendental form, the waveform expression is reconfigured as an approximated linear expression. The proposed model has less than 2% error in the delay estimation.
I. INTRODUCTION
As the clock frequency of VLSI circuits dramatically increases over several GHz, interconnect lines play a pivotal role in the determination of circuit performance [1] [2] [3] [4] . Thus, signal integrity of the interconnect lines has to be verified in the early stage of circuit design.
In practical integrated circuits, most of interconnect lines is neither simple uniform nor isolated straight lines but discontinuous lines. That is, the characteristic impedance of the line of the interest may be changed during the signal propagation from a source to a destination because of neighbor lines. Physically, while signal paths near circuit blocks may have narrow routing spaces, the other area may be more enough routing space. Consequently, a signal path may have different line width for suitable layouts. Alternatively, many of the signal lines may be complicatedly coupled with neighbor lines in parts. As an example, an interconnect line from a circuit block to another circuit block may be coupled in a part as shown in Fig. 1 . In such case, the signal transient of the line may be significantly affected by neighbor line switching. That means a part of the line may have different characteristics with the remaining part of the line. Thus, existing simple timing models that assume a uniform straight line may not be accurate enough as shown in Fig. 2 . In reality, although such complicated line can be accurately evaluated with
Interconnect line s SPICE simulation, it may not be suitable for the timing verification of practical circuits which has myriad interconnect nets. Thus, a much simpler timing model for such lines is highly required to be incorporated into various circuit design CAD tools. In order to readily determine the delay time of discontinious lines, previously moment-matching technique [6] [7] [8] [9] [10] have been employed. Although they reduce computation time and guarantee accuracy, recursive moment calculations may significantly increase computation time since the number of RC segments is increased with technology scaling.
Bhavnagarwala et al. [11] derived a simple timing model for tree-structure-like discontinuous lines. However, the model is not accurate enough since they aggressively approximate the expression during the model derivation. Thus, it needs to be improved for more accurate timing verification of today's high-performance integrated circuits. Zhou et al. [12] proposed a two-pole transfer function for RLC networks using ABCD matrix of transmission line.
Since the approximated transfer function may not be stable, a modified model [16] is used to ensure the stability. However, it results in inaccuracy problem.
In this paper, discontinuous interconnect lines are modeled as a cascaded line composed of many uniform interconnect lines. Then, exploiting the signal transient waveform expression of an intermediate node, a more general waveform expression for the discontinuous interconnect line is derived. It is shown that the model has excellent agreement with SPICE simulation in less than 2% error in the delay estimation.
II. TIME DOMAIN RESPONSE OF DISCONTINUOUS INTERCONNECT LINE

System Function of RC Interconnect Line
In [13] , assuming an one dominant pole, a step input response for an RC interconnect line of Fig. 3 can be represented as
where ( ) ( ) Since the frequency domain response of (1) becomes
the system function of the line can be regarded as
In distributed RC line, the effective time constant is much smaller than that of the lumped model. Thus, defining R′ as the total resistance of the system, C′ can be determined as
Thus, since the time constant becomes 
R C
Therefore, (4) can be represented with the combination of two equivalent circuits as shown in Fig. 4. 
Time Domain Response at Intermediate Node
A discontinuous line can be represented with distributed circuit model as shown in Fig. 5 (a) . Since the line is discontinuous, a system function needs to be determined in the discontinuous node (e.g., node-1). Note, unlike the circuit of Fig. 3 that has the lumped capacitance load, the intermediate node (i.e., the node-1) of the circuit of Fig. 5 (a) has the interconnect line as a load. Thus, (4) has to be modified a bit.
In order to determine the system function of the node-1, the driving point impedance of the right hand side of the node is represented with an approximated lumped circuit as shown in Fig. 5 (a) 
where n y is the moment of the admittance for node-1.
Then, the lumped circuit model parameters can be determined as 
Note that as shown in Fig. 6 , the time domain response for such an approximation circuit has excellent agreement with that of the original circuit model. 
Since the circuit of Fig. 5 (b) is similar to that of Fig. 4 , combining (4) with (8) , the transfer function of the lefthand-side line can be represented as 
Thus, the time domain counter part is
where
Time Domain Response at Output Node
Since 1 ( ) H s was determined, only if 2 ( ) H s is known, the response of the discontinuous line ( ( ) o V s ) can be readily determined from the circuit of Fig. 5 (a) ,
Since the circuit of Fig. 5 (b) is similar to that of Fig. 4 , from (1) and (4), 2 ( ) H s can be determined follows:
K s H s s
Thus, from (12), (15), and (16) 
III. MODEL VERIFICATION
In order to verify the proposed technique, the various interconnect line parameters are defined as summarized in Table 1 . Then, signal transients using (18) are compared with both [12] and SPICE simulation. As shown in Fig. 7 , the signal transient wave shapes using the proposed model have excellent agreement with SPICE simulation. Therefore, the proposed model is more accurate than [12] . The 50% time delay and 90% time delay for various line parameters are determined as shown in Table 2 and Fig. 8 . Note that the error between the model and SPICE simulation is less than 2%. Since the wave shapes are in agreement with the analytical model, interconnect line timing data may be readily determined by using the same algorithm [15] .
IV. CONCLUSIONS
In this paper, since the generic circuit model of a discontinuous line is too much complicated to be analyzed, it was modeled as a cascaded interconnects line chain. Then an analytical expression for the signal transient wave shapes was derived by using the new simple equivalent circuit. It was shown that the model expression has excellent agreement with SPICE simulation in less than 2% error in the delay estimation. 
